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r571 ABSTRACT 
An inverter is connected between a source of DC 
power and a three-phase AC induction motor, and a 
micro-processor-based circuit controls the inverter 
using pulse width modulation techniques. In the dis- 
closed method of pulse width modulation, both edges of 
each pulse of a carrier pulse train are equally modulated 
by a time proportional to sin 8, where 8 is the angular 
displacement of the pulse center at the motor stator 
frequency from a fixed reference point on the carrier 
waveform. The carrier waveform frequency is a multi- 
ple of the motor stator frequency. The modulated pulse 
train is then applied to each of the motor phase inputs 
with respective phase shifts of 120’ at the stator fre- 
quency. Switching control commands of electronic 
switches in the inverter are stored in a random access 
memory @AM) and the locations of the RAM are 
successively read out in a cyclic manner, each bit of a 
given RAM location controlling a respective phase 
input of the motor. The D C  power source preferably 
comprises rechargeable batteries and all but one of the 
electronic switches in the inverter can be disabled, the 
remaining electronic switch being part of a “flyback” 
DC-DC converter circuit for recharging the battery. 
5 Claims, 11 Drawing Figures 
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METHOD AND APPARATUS FOR PULSE WIDTH 
MODULATION CONTROL OF AN AC INDUCTION 
MOTOR 
GOVERNMENT RIGHTS STATEMENT 
The government has rights to this invention pursuant 
to contract No. DEN 3-211 awarded by the U.S. De- 
partment of Energy and NASA-Lewis Research Cen- 
ter. 
INTRODUCTION 
The present invention relates to a method and appara- 
tus for controlling an AC induction machine and, more 
particularly, to such a method and apparatus which 
utilizes pulse width modulation control techniques and 
includes circuitry for recharging a battery powering the 
AC motor. More specifically, this invention relates to 
the application of such a method and apparatus to an 
electrically powered vehicle. 
BACKGROUND O F  THE INVENTION 
The electrically powered passenger vehicle has long 
been considered one of the most attractive alternatives 
to vehicles powered by conventional internal combus- 
tion engines from the standpoints of overall efficiency, 
environmental impact and, most recently alternative 
fuel capability. Many commercial enterprises and pri- 
vate individuals, some under the auspices of the federal 
government, have proposed various approaches to im- 
plementing an electrically powered passenger road 
vehicle. To date, there have been virtually no such 
vehicles which have been produced on a large scale. 
There have been a number of different approaches to 
the implementation and control of an electric vehicle. 
The most attractive approach from the applicant’s 
viewpoint is a vehicle employing a battery bank and an 
AC induction motor. AC motors are relatively light- 
weight, inexpensive and easy to manufacture when 
compared to D C  motors. AC induction motors, with no 
brushes or commutation, are more rugged and reliable 
than their DC counterparts, and require less mainte- 
nance. AC machines can be driven at substantially 
greater speeds than equivalent power DC motors giving 
a more attractive power-to-weight ratio. Because AC 
motors do not generate sparks, they can readily be em- 
ployed in dusty, explosive and highly humid atmo- 
spheres, and at high altitudes. Additionally, AC motors 
can be liquid cooled if the application so requires. 
A prior system utilizing pulse width modulated in- 
verter control of an AC motor in an electric vehicle is 
disclosed in U.S. Pat. No. 4,316,132, the disclosure of 
which is incorporated herein by reference. In addition, 
methods of pulse width modulation control of three- 
phase AC motors are discussed in an article entitled 
“Introduction to Pulse Width Modulation Speed Con- 
trol System for Three-phase AC Motors”, published in 
“Electronic Components and Applications”, Vol. 2, 
No. 2, Feb. 1980, and in an article entitled “LSI Circuit 
for AC Motor Speed Control”, published in “Elec- 
tronic Components and Applications”, Vol. 2, No. 4, 
Aug. 1980. The disclosure of these articles is incorpo- 
rated herein by reference. 
Although the known techniques and apparatus for 
control of AC induction motors, including those dis- 
closed in the application and articles above, have gener- 
ally proved acceptable for their intended purposes, they 
have not been satisfactory in all respects. 
Accordingly, it is an object of the present invention 
to provide a method of pulse width modulation for 
5 controlling an inverter driving an AC induction motor 
which provides an average voltage across any two- 
phase inputs of the motor that varies sinusoidally, 
which has a minimum of harmonics, which presents a 
higher effective switching rate to the motor in relation 
10 to the inverter switching rate to reduce inverter switch- 
ing losses, and which minimizes the peak currents flow- 
ing through the inverter and AC motor. 
It is a further object of the present invention to pro- 
vide a method of pulse width modulation, as aforesaid, 
15 in which the modulation function is relatively simple 
and can be evaluated quickly and efficiently. 
It is a further object of the invention to provide an 
apparatus which uses pulse width modulation tech- 
niques to control an inverter driving an AC induction 
20 motor, which apparatus is efficient, is relatively inex- 
pensive to manufacture in production quantities, and is 
sufficiently rugged and dependable when used in an 
environment such as a vehicle. 
It is a further object of the present invention to pro- 
25 vide an apparatus which uses pulse width modulation 
techniques to control an inverter driving an AC motor, 
which apparatus includes a battery charger which re- 
quires a minimum amount of additional circuitry. 
A further object of the present invention is to provide 
30 a control apparatus having a battery charger circuit, as 
aforesaid, in which certain portions of the inverter cir- 
cuit also function as part of the battery charger circuit. 
BRIEF DESCRIPTION OF THE INVENTION 
The objects and purposes of the invention, including 
those set forth above, are met as to one aspect of the 
invention by providing an apparatus for controlling an 
AC induction machine utilizing pulse width modulation 
techniques, which apparatus includes an inverter coop- 
40 erable with the AC machine and includes an apparatus 
for controlling the inverter utilizing pulse width modu- 
lation techniques. The control apparatus includes a 
random access memory (RAM) in which switching 
control commands for electronic switches in the in- 
45 verter are stored and includes an address generation 
circuit for successively and cyclically reading out the 
locations in the RAM at a first rate, each bit of a RAM 
location controlling the electronic switch for a respec- 
tive phase input of the motor. A preferred embodiment 
50 includes a second RAM into which the switching con- 
trol commands can be loaded at a second rate, and a 
control circuit for synchronizing control of the second 
RAM to the control of the first RAM and effecting a 
transfer of the information stored in the second RAM to 
55 the first RAM at the first rate. 
According to another aspect of the invention, the DC 
power supply is a rechargeable battery and all but one 
of the electronic switches in the inverter can be disabled 
by the control circuit. The remaining electronic switch 
60 in the inverter is part of a “flyback” DC-DC con- 
verter circuit for recharging the battery. In the pre- 
ferred embodiment, the inverter includes a transformer 
having three windings, one winding being part of the 
charging circuit, a second winding serving as a choke to 
65 limit inrush current when the electronic switches are 
turned on during control of the AC motor, and the third 
winding being an energy recovery winding which ac- 
cepts energy from the first winding when the battery is 
35 
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being charged and from the second winding when the 
AC motor is being operated, the recovered energy 
being returned by the third winding to the battery. 
According to a further aspect of the invention, a 
method of pulse width modulation control of an in- 
verter driving an m-phase AC motor includes the step 
of equally modulating both edges of each pulse of a 
carrier pulse train by a time proportional to sin 0, 
where 8 is the angular displacement of the pulse center 
at the AC motor stator frequency from a fixed reference 
point on the carrier waveform. The modulated pulse 
train is then applied to the respective motor phase in- 
puts with respective phase shifts of 360” /m at the stator 
frequency. 
A more complete understanding of the objects, pur- 
poses and advantages of the invention by persons famil- 
iar with apparatus of this general type will result from 
reading the following specification and inspecting the 
accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
In the drawings: 
FIG. 1 is a perspective phantom view of an electri- 
cally powered vehicle incorporating the present inven- 
tion; 
FIG. 2 is a block diagram of the power system of the 
vehicle of FIG. 1; 
FIG. 3 is a diagram of various waveforms which are 
generated by the control apparatus of FIG. 2 according 
to the inventive method of pulse width modulation; 
FIG. 4 is a detailed schematic diagram of the power 
system of FIG. 2; 
FIG. 5 is a schematic diagram of an exemplary circuit 
which is part of the power system of FIG. 4; 
FIG. 6 is a schematic diagram of a circuit which is 
part of the power system of FIG. 4; 
FIG. 7 is a schematic diagram of a circuit which is 
part of the circuit of FIG. 6; 
FIG. 8 is a schematic diagram of the inverter of FIG. 
2, including a battery charging circuit; 
FIG. 8A is a sectional view of a transformer which is 
a component of the circuit of FIG. 8; 
FIG. 9 is a diagram illustrating a technique of pulse 
width modulation used by the circuit of FIG. 2 to con- 
5 
10 
15 
20 
25 
30 
35 
40 
trol the battery charging-circuit of FIG. 8; and 45 
FIG. 10 is a flow diagram of the basic control loop of 
a program for a microprocessor which is a component 
of the circuit of FIG. 4. 
DETAILED DESCRIPTION 
FIG. 1 illustrates a conceptualized packaging of the 
present invention within an electric vehicle 10. The 
electric vehicle 10 is conventionally configured, having 
driven front wheels 12 and freely rotatable rear wheels 
14. An engine compartment, comprising the area for- 55 
ward of a firewall 16, contains a transversely mounted 
three-phase AC induction motor 18 which drives 
wheels 12 through a two-speed transmission 20, drive 
shafts 22 and interconnecting universal joints 24. Cer- 
tain details, such as the front suspension, have been 60 
omitted for the sake of simplicity. The mounting of 
motor 18 and transmission 20 as well as the independent 
front end suspension of the vehicle 10 is so well known 
in the art as to require no elaboration here. 
vehicle 10 behind the driver and passenger seats con- 
tains a 192 VDC battery pack as well as an inverter and 
most of the control circuitry. The motor 18 and com- 
50 
A ventilated compartment 26 disposed within the 65 
4 
partment 26 are electrically interconnected by appro- 
priate cables (not illustrated). Additionally, provision 
must be made to periodically connect the vehicle 10 
with a source of charging current, such as standard 110 
VAC power as is available at the owner’s home. For 
purposes of convenience it will be assumed that the 
two-speed transmission 20 is of the type having a self- 
contained shift control unit, but it will be recognized 
that the control circuitry for the AC motor 18 could 
control shifting of the transmission 20. In some applica- 
tions, the transmission 20 could be omitted entirely and 
the AC motor connected directly to differential gearing 
for the wheels 12. 
The present invention can be applied to applications 
other than electric vehicles. FIG. 1 is intended only as 
an aid in conceptualizing one example of the packaging 
of the invention as it may appear in a typical commuting 
passenger vehicle. The details of the arrangement in 
FIG. 1 are therefor not to be considered limiting. 
Referring to FIG. 2, a simplified block diagram of the 
present invention is illustrated. A three-phase AC in- 
duction machine 28 drives a mechanical load 30 and is 
energized by a DC power supply 32 through an inter- 
mediate voltage-source type inverter 34. The DC 
power supply is the 192 VDC traction battery men- 
tioned above. Inverter 34 converts the DC voltage and 
current from power supply 32 into three-phase AC 
waveforms. Inverter 34 receives switch command sig- 
nals from a microprocessor based control circuit 36 
through an intermediate inverter control circuit 38. The 
characteristics of the three-phase AC waveforms are 
determined by the switch command signals, which in 
turn are derived from a plurality of parametric inputs 39 
into control circuit 36. 
In generating the switch command signals, control 
circuit 36 employs a technique known as waveform 
notching. The general concept of waveform notching is 
well known in the art and is, for example, described in 
detail in US. Pat. No. 3,538,420, which issued Nov. 3, 
1972 to F. N. Klein and is incorporated herein by refer- 
ence. Refinements of this technique of waveform notch- 
ing are described in an article entitled “Introduction to 
PWM Speed Control System for Three-phase AC Mo- 
tors”, published in “Electronic Components and Appli- 
cations”, Vol. 2, No. 2, Feb. 1980, and in an article 
entitled “LSI Circuit for AC Motor Speed Control”, 
published in “Electronic Components and Applica- 
tions”, Vol. 2, No. 4, Aug. 1980. One feature of the 
present invention is a further improvement in these 
known techniques of waveform notching. 
Referring to the lower right corner of FIG. 4, the 
circuitry of the inverter 34 of FIG. 2 is illustrated in a 
simplified, conceptual form. The inverter 34 includes 
six electronic switches ST1, ST2, ST3, SB1, SB2 and 
SB3. Switches ST1 and SBl are connected in series 
across the DC power supply 32 and a phase winding 
input PH1 of the AC motor 28 is connected to a point 
between the switches ST1 and SB1. The switches ST2 
and SB2 are connected in a similar manner with respect 
to the DC power supply 32 and to phase winding PH2, 
and switches ST3 and SB3 are connected in a similar 
manner with respect to the D C  power supply and to 
phase winding PH3. The switches ST1-ST3 and 
SB1-SB3 are each controlled by the inverter control 
unit 38 (FIG. 2) in a manner described in greater detail 
hereinafter. For the moment, it is important only to 
understand that the switches of a given pair are con- 
trolled in a complementary manner. For example, when 
4.45 8,194 
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switch ST1 is closed, switch SBl will be open, and 
when switch SB1 is closed, switch ST1 will be open. In 
this manner phase winding PH1 can be alternatingly 
connected to the power buses 281 and 282 which are 
driven by respective terminals of the DC power supply 
32. 
Control of the AC motor 28 is optimized when the 
voltage difference between any two of the phase wind- 
ing inputs PHI, PH2 and PH3 varies substantially sinu- 
soidally at a desired frequency, with a minimum of 
harmonics. In particular, it is desirable that low order 
harmonics, especially the fifth, seventh, eleventh and 
thriteenth harmonics, be minimized. Higher order har- 
monics are also undesirable, but the AC induction ma- 
chine 28 is typically less responsive to these harmonics 
than to lower order harmonics. 
According to the present invention, the switches 
ST1-ST3 and SB1-SB3 are switched in a sequence 
which produces at PH1, PH2 and PH3 the respective 
voltage waveforms VPH1, VPH2 and VPH3 which are 
illustrated in FIG. 3. As can be seen from the waveform 
at the bottom of FIG. 3, these waveforms produce a 
voltage between phase inputs PH1 and PH2 which has 
a sinusoidally varying average value, due to the varying 
amounts of energy transmitted by the varying pulse 
widths. 
The microprocessor based control unit 36 (FIG. 2) 
determines the switching sequence for switches ST1 
and SB1 which produces the waveform VPHl of FIG. 
3 in the following manner. A desired stator frequency 
for the motor 28 is determined, based on the actual 
frequency of its rotor and the torque demanded from it, 
as discussed in greater detail below. The period of this 
desired stator frequency is illustrated at the top of FIG. 
3. A carrier waveform is then generated which, as illus- 
trated in FIG. 3, is a square wave pulse train having a 
50% duty cycle. The frequency of the carrier waveform 
is selected to be 3 N times the desired stator frequency, 
where N is an integer. In the FIG. 3 example, N is equal 
to 4, such that the frequency of the carrier waveform is 
12 times that of the desired stator frequency. 
An arbitrary reference point on the carrier waveform 
is then selected, in this case the leading edge of the first 
illustrated pulse of the carrier waveform, and the func- 
6 
forms can be produced either by delaying the waveform 
for phase input PH1 by an appropriate period of time, or 
by modulating each pulse of the carrier waveform in a 
manner similar to that described for the PH1 waveform 
5 but using values of 8 obtained by adding 120" and 240" 
to each of the values of 8 used for the waveform for 
phase input PH1. Since the waveforms VPH1, VPH2 
and VPH3 are all generated from the same carrier 
waveform, the center of each pulse of waveform VPHl 
10 will always be aligned with the centers of the corre- 
sponding pulses of waveform VPH2 and VPH3. 
A result of using a common carrier waveform to 
produce the three-phase waveforms by equally modu- 
lating both edges of each pulse of the carrier waveform 
l5 by three respective values is that the effective frequency 
of the motor voltage waveform, shown at the bottom of 
FIG. 3, is twice the switching rate of any given switch 
in the inverter. In other words, it is twice the carrier 
frequency. Accordingly, the lowest frequency of har- 
2o monics in the motor, aside from the fundamental stator 
frequency, is twice the carrier frequency. 
The desired stator frequency and the time T, by 
which each edge of a pulse of the carrier waveform is 
modulated are determined in the following manner. 
25 First, the torque demand TRQDM of the AC motor 28 
is determined, based on parameters relating to the par- 
ticular environment in which the AC motor 28 is used. 
Where the motor is used in a vehicle, for example, 
torque demand would typically depend on factors such 
30 as the position of the accelerator pedal. Associated with 
each value of torque demand is a unique volts per hertz 
value VPHZ established by the physical characteristics 
of the particular motor 28, which is most easily deter- 
mined by employing a look-up table which contains a 
35 cross-listing of torque demands and volts per hertz val- 
ues. The VPHZ values reflect the fact that the average 
voltage applied to an AC motor must be varied in pro- 
portion to the frequency to maintain a constant motor 
flux. VPHZ may be boosted slightly at low frequencies, 
40 if desired, to optimize performance. Further, the fre- 
quency of rotation FR of the rotor of the AC motor 28 
is measured. The requisite stator frequency FS can then 
be calculated using the following equation: 
tion sin 8 is then evaluated at the center of each pulse of 45 
the carrier waveform, where 8 is the angular displace- 
ment of the pulse center from the selected reference 
point at the desired stator frequency. The values of 8 
used to produce the waveform for phase input PH1 are 
shown in FIG. 3. Both edges of each pulse of the carrier 50 
waveform are then modulated by a time T, which, for a 
given pulse, is proportional to the associated value of sin 
0. Since the value of sin 8 will be positive when 8 is 
between 0" and 180", the edges of each pulse having a 
value of 8 between 0" and 180" will be moved equal 55 
distances away from each other, making the pulse wider 
than the associated pulse of the carrier waveform. Simi- 
larly, when 8 is between 180" and 360", the value of sin where VI-I is the maximum allowable average voltage 
0 will be negative, and the edges of each pulse having between any two of the phase inputs PH1, PH2 and 
a value of 0 between 180" and 360" will be moved 60 PH3 of the motor 28, K, is a constant for a given carrier 
toward each other, making pulse narrower than the frequency, which is a multiple of the stator frequency 
associated pulses of the carrier waveform, as illustrated FS, and sin 8 is determined for a given pulse of the 
in FIG. 3. carrier wave in the manner described hereinabove. 
The waveforms for phase inputs PH2 and PH3 are FIG. 4 is a more detailed schematic representation of 
identical to the waveform for phase PH1, except that 65 the circuitry in the block diagram of FIG. 2. In general, 
the waveform for phase PH2 lags the waveform for the circuitry of FIG. 4 is powered by a conventional 
phase PH1 by 120" and the waveform for phase PH3 and not illustrated power supply which is itself powered 
lags the waveform for phase PH1 by 240". These wave- by the conventional and not illustrated 12 volt battery 
Ks X TRQDM 
Fs= + FR 
V P H g  
where Ks is a predetermined constant. 
lowing equation: 
The time T, is then calculated according to the fol- 
1 FS x VPHZ X n VI-! x VT ( Tn = 4 Kn Sin 0 
7 
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of the vehicle electrical system. In FIG. 4 and in other 
figures illustrating circuit schematics, the illustrated 
components are interconnected in the manner shown. 
The microprocessor based control unit 36 includes a 
conventional microprocessor 100 and the conventional 
circuitry lOOA required to support it, such as a crystal- 
based oscillator which provides the microprocessor 100 
with a square wave clock signal. The microprocessor 
used in the preferred embodiment is an MC 6801-1, 
manufactured by Motorola Semiconductor Products, 
but almost any commercially available microprocessor 
could be used instead. The microprocessor 100 includes 
a small random access memory lOOB (RAM) where the 
microprocessor can store data during calculations, a 
programmable timer lOOD, an input port lOOC through 
which the microprocessor can read several inputs, and a 
memory port lOOE through which the microprocessor 
can send and receive binary data from various devices 
across a bidirectional data bus 210 under the control of 
an address bus 211, a write control line 212 and a strobe 
line 213. 
The memory port lOOE operates in a conventional 
manner. Namely, the microprocessor places the binary 
address of the memory location it wishes to access on 
the multi-wire address bus 211, uses the write control 
line 212 to indicate whether the location is to be read or 
written, and places binary data on the data bus 210 if the 
location is being written or looks for binary data on the 
data bus 210 if the location is being read. 
The strobe line 213 is used for timing, for example to 
define the period of time when data on the data bus 210 
is valid and should be accepted by a location being 
written. In the preferred embodiment based on the Mo- 
torola MC6801-l, the strobe line carries a waveform 
having a frequency of 1.228 Mhz. It is connected 
through an inverter 109 to the clock input of a J-K 
flip-flop 106A. The Q output of flip-flop 106A is con- 
nected to the clock input of a J-K flip-flop 106B, and to 
an analog to digital converter and multiplexer 152 
which is discussed hereinafter. The J and K inputs of 
flip-flops 106A and 106B are all tied high, such that 
each flip-flop changes state each time it receives an 
input clock. The waveforms at the outputs of the flip- 
flops thus have frequencies which are one-half the fre- 
quency of the input clock. More specifically, the output 
of flip-flop 106A will have a frequency of 614.4 Khz 
and the output of flip-flop 106B will have a frequency of 
307.2 Khz. 
The programmable timer lOOD is a special feature oi 
the Motorola MC6801-1 microprocessor which allows 
the microprocessor 100 to be used to generate an output 
waveform on a line 214 at a selected frequency. Other 
commercially available microprocessors can generate 
an equivalent waveform using an output port, although 
the associated program might have to be slightly more 
complex. 
The line 214 driven by the programmable timer 1OOD 
is connected to one input of a phase locked loop 146, 
which is preferably a 4046B integrated circuit manufac. 
tured by Motorola Semiconductor Products. The out- 
put of the phase locked loop 146 is connected to the 
clock input of a 7-bit binary counter 171, and the mosl 
significant bit of counter 171, which will have a fre- 
quency 1/128 the frequency at its clock input, is con- 
nected to a second input of the phase locked loop 146. 
The counter 171 is preferably a 4024B integrated circuit 
manufactured by Motorola Semiconductor Products 
The phase locked loop 146 and counter 171 in effefee' 
provide a waveform on line 271 having a frequency 128 
times the frequency of the waveform on line 214. 
Address decoders 103A and 103B are each connected 
to the address bus 211 and to the strobe line 213. Each 
5 monitors the address bus 211 for the occurrence of any 
of several predetermined addresses and to respond to 
the presence of such an address by producing a corre- 
sponding output. Each of decoders 103A and 103B can 
be implemented with several conventional gates and/or 
10 a conventional decoder, such as the 74LS138 manufac- 
tured by Texas Instruments, Inc. 
A conventional rotor speed sensor 151 is provided on 
the AC motor 28. In the preferred embodiment, this 
speed sensor includes a disk securely mounted on the 
15 rotor shaft and having a plurality of teeth on the periph- 
eral edge thereof, and a magnetic pickup supported 
adjacent the peripheral edge of the disk. The pickup is 
responsive to passing teeth of the disk for producing a 
pulse train having a frequency which is directly propor- 
20 tional to the rotor speed. This pulse train is connected to 
an input of a speed measuring circuit 136, several out- 
puts 220 of which are connected to the input port 1OOC 
of the microprocessor system 100. 
An exemplary implementation of the speed measur- 
25 ing circuit 136 is illustrated in FIG. 5, and includes 
flip-flops 134A and 134B which are preferably a 4027 
chip manufactured by Motorola Semiconductor Prod- 
ucts, an 8-bit binary counter 136A which is preferably a 
4520 chip manufactured by Motorola Semiconductor 
30 Products, a 12-bit binary counter 172 which is prefera- 
bly a 4040 chip manufactured by Motorola Semicon- 
ductor Products and a 4-bit counter 135 which is prefer- 
ably a 4520 chip manufactured by Motorola Semicon- 
ductor Products. 
Referring to FIGS. 4 and 5, when the microprocessor 
100 needs to determine the speed of the rotor of the AC 
motor 28, it places on the address bus 211 an address 
which causes the decoder 103A to lower line 260, 
which resets flip-flops 134A and 134B and counters 135, 
40 136A and 172. The microprocessor 100 then places on 
the address bus 211 an address which causes the address 
decoder 103A to raise line 261, thereby clocking flip- 
flop 134A and causing it to set. The output of flip-flop 
134A which is connected to gate 137A is thus lowered, 
45 and the output of gate 137A thus goes high and enables 
the J input of flip-flop 134B. The next leading edge of a 
pulse on line 262 from the rotor speed sensor 151 will 
then clock flip-flop 134B and cause it to set, thereby 
enabling gate 138A so that subsequent pulses from the 
50 rotor speed sensor 151 will increment counter 136A. 
Flip-flop 134B also enables gate 138B, so that pulses or  
strobe line 213, which in the preferred embodiment 
carries a square wave pulse train at a frequency of 
1.2288 Mhz, increments the 12-bit counter 172 which, 
55 each time it wraps around from a count of 4095 to z 
count of zero, will increment 4-bit counter 135. As SOOIL 
as 4-bit counter 135 is incremented to a non-zero value, 
it will raise an input of gate 137A through gate 137E 
and thus raise the K input of flip-flop 134B, so that 
60 flip-flop 134B will reset on the next leading edge of the 
pulse train from the rotor speed sensor 151 on line 262. 
When flip-flop 134B resets, it will disable gate 138A so 
that incrementing of counter 136A ceases, and will 
lower line 263 which is connected to the edge detea. 
65 input of the microprocessor 100, thereby indicating to 
the microprocessor 100 that a count is present in 
counter 136A. If another conventional microprocessor 
not having an edge detect input were used, line 263 
35 
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could be connected to an interrupt port and the micro- 
processor programmed to respond to level transitions 
on line 263. 
In essence, therefore, counters 172 and 135 define a 
time window of approximately 3.33 msec, and counter 
136A will contain the number of pulses received during 
this window from the sensor 151 on the AC motor 28. 
This count is read into the microprocessor 100 from the 
counter 136A through input port 1OOC. From this 
count, the microprocessor 100 can calculate the speed 
of the rotor of the AC motor 28. In the preferred em- 
bodiment, the microprocessor 100 uses speed measuring 
circuit 136 to measure the speed of the motor rotor each 
time it is interrupted by oscillator 105A, which is about 
once every 10 msec. The advantage of this circuit is that 
highly accurate readings are obtained in a relatively 
short sample time at both high and low rotor speeds. 
A conventional oscillator 105A has its output wired 
to the interrupt input of the microprocessor 100. The 
frequency of the oscillator 105A is preferably about 100 
hertz, so that the microprocessor 100 is interrupted 
once every 10 msec. In the preferred embodiment, the 
oscillator 105A is implemented with a 556 timer chip 
manufactured by Signetics Corporation. 
The control circuit 36 also includes a watchdog timer 
104 which is a conventional, retriggerable monostable 
multivibrator, such as a 4538 chip manufactured by 
Motorola Semiconductor Products, and is wired to 
keep its output high for a period of approximately 90 
msec after each trigger. An output 221 from the de- 
coder 103B is wired to one trigger input of the watch- 
dog timer 104, and the output of a restart timer 105B is 
wired to another trigger input of the watchdog timer 
104. The restart timer 105B is preferably an oscillator 
similar to the oscillator 105A but with a much lower 
frequency, preferably about 1 Hz. The output of the 
watchdog timer 104 serves as a master reset for the 
entire system and is therefore wired to several points 
throughout the system, including the reset input of the 
microprocessor 100. When the microprocessor 100 is 
running, it will periodically place on the address bus 211 
a predetermined address which causes decoder 103B to 
momentarily lower line 221 and thereby retrigger the 
watchdog timer 104. So long as each such pulse occurs 
within 90 msec of the preceding pulse, the watchdog 
timer 104 will remain continuously triggered and will 
not apply a master reset to the system. Should more 
than 90 msec elapse between two such pulses, some- 
thing is presumably wrong and, since it has not been 
retriggered, the watchdog timer 104 will send out a 
master reset. 
So long as the reset is applied to the microprocessor 
100, the microprocessor 100 cannot use line 221 to re- 
trigger the watchdog timer 104. The purpose of the 
restart timer 105B is therefore to get the system out of 
the reset mode by retriggering the watchdog 104 ap- 
proximately once each second, thereby removing the 
master reset for 90 msec and giving the microprocessor 
100 an opportunity to re-initialize itself and begin run- 
ning properly again. 
A programmable read-only memory 102 (PROM) 
contains the program for the microprocessor 100 as 
well as data tables which the microprocessor can use to 
look up predetermined values needed for its calcula- 
tions. In the preferred embodiment, the PROM has 4096 
8-bit words and is a 2732 chip manufactured by Intel 
Corp. The address bus 211 is wired to inputs of the 
PROM 102. Address decoder 103A monitors the most 
10 
significant bits of the address bus 211 and, when the 
state of these bits indicates that the microprocessor is 
trying to read data from PROM 102, sends an enable 
signal on a line 264 to the PROM 102. The PROM 102 
5 then responds by taking the data from the specified 
location and sending it across the data bus 210 to the 
microprocessor 100. 
The address bus 211 is also wired to inputs of the 
analog to digital converter and multiplexer 152, which 
10 is preferably an ADC0809 chip manufactured by Na- 
tional Semiconductor Corporation. Several conven- 
tional sensors 201-208 are each wired to inputs of the 
A/D converter and multiplexer 152. The sensors 
201-208 are located at various points in the vehicle 10 
15 and each outputs to the converter 152 a voltage which 
is proportional to the respective parameter being mea- 
sured. In the preferred embodiment, the parameters 
measured include the position of the accelerator pedal, 
the position of the brake pedal, the voltage, current, and 
20 temperature of the DC power supply 32 (FIG. 2), the 
temperature of the AC motor 28 (FIG. 2), the tempera- 
ture of heat sinks in the inverter 34 (FIG. 2), and the 
temperature of the ambient air. 
The A D  converter and multiplexer 152 operates in a 
25 conventional manner. More specifically, when micro- 
processor 100 needs to read a parameter measured by 
one of the sensors 201-208, it outputs on the address bus 
211 one of eight predetermined addresses which corre- 
spond to the respective sensors 201-208. Decoder 103A 
30 detects that one of these addresses is being referenced 
and lowers line 265, causing the A D  converter and 
multiplexer 152 to accept three bits of this address from 
the address bus 211. The microprocessor 100 then re- 
turns to its other processing tasks, and the A/D con- 
35 verter and multiplexer 152, using the clock waveform 
supplied by flip-flop 106A, takes the analog voltage 
from the one of the sensors 201-208 selected by the 
three address bits and converts it to a binary number, 
the magnitude of which is proportional to the voltage 
40 from the sensor. After the A/D converter and multi- 
plexer 152 has had sufficient time to effect the analog to 
digital conversion, the microprocessor 100 will place on 
the address bus 211 another address which will cause 
decoder 103A to lower line 266 in order to indicate that 
45 the binary number in the A/D converter and multi- 
plexer 152 is being read. The A/D converter and multi- 
plexer 152 will respond by sending the binary number 
across the data bus 210 to the microprocessor 100. 
A conventional latch 154, which is preferably an 
50 MM74C373 manufactured by National Semiconductor 
Corporation, has the data bus 210 wired to its data 
inputs. The latch 154 serves as an output port through 
which the microprocessor 100 can raise and lower cer- 
tain control lines, including line 268 and line 269. To 
55 effect this, the microprocessor 100 outputs a predeter- 
mined address on the address bus 211 and outputs the 
desired state of lines 268 and 269 on the data bus 210. 
The decoder 103D will respond to the address on the 
address bus 211 by raising and then lowering line 267, 
60 causing the data on data bus 210 to be latched into the 
latch 154, replacing the data previously latched therein. 
The manner in which line 269 is used for control pur- 
poses is described in greater detail hereinafter. 
The system illustrated in FIG. 4 is capable of running 
65 in a “motor” mode, in which it is controlling the AC 
induction motor 28, and in a “charge” mode, in which it 
is charging the traction battery 250 of the DC power 
supply 32. The microprocessor 100 uses line 268 to 
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indicate to the rest of the system which mode is cur- when a predetermined maximum count is reached, trig- 
rently in effect. More specifically, the microprocessor gers a pulse stretcher 128. The pulse stretcher 128 is 
100 uses latch 154 to raise line 268 when the system is in preferably a monostable multivibrator designed to out- 
“charge” mode, and to lower line 268 when the system put a 900 nanosecond pulse when triggered. This pulse 
is in “motor” mode. Line 268 is connected to two simi- 5 clocks the counter 126 and clears the address counter 
lar arrangements of gates 150A-150D and 162A-l62D, 127. 
each of which arrangement serves as a selector. When A flip-flop consisting of NAND gates 132A and 132B 
line 268 is high, indicating “charge” mode, gates is normally reset, such that the output of gate 132B is 
150A-150D select line 283, which is the output of flip- high and keeps the counter 126 reset so that the least 
flop 106B, and use it to drive line 223. When line 268 is 10 significant bit of the counter which drives the line 222 
low, gates 150A cc 150D select line 271, which is the normally is low. 
output of phase locked loop 146, to drive line 223. Simi- The three data outputs of the master RAM 120 are 
larly, gates 162A-162D select the output of operational connected to inputs of a latch 129 which is preferably a 
amplifier 160A or the output of operational amplifier 4042B integrated circuit manufactured by MotoroIa 
160B to drive line 274, based on whether line 268 is high 15 Semiconductor Products. Line 269 from decoder 103B 
or low, respectively. is connected to the other input of latch 129. The latch is 
Buffers 173, 153A and 153B each have an output controlled by line 223 in a conventional manner. More 
which is connected to a respective line of the data bus specifically, when line 223 is high, the latch 129 is effec- 
210, and are preferably an MM74C244 chip manufac- tively transparent and will continuously gate data pres- 
tured by National Semiconductor Corporation. An 20 ent at its inputs directly through to its outputs. When 
output line 270 from decoder 103B is wired to one input line 223 goes low, however, the outputs of latch 129 
of each of the respective buffers 173, 153A, and 153B. will each be maintained at the state it was in when line 
The other input of buffer 173 is connected to the output 223 went low, regardless of the state of the correspond- 
of gate 132A by line 225 and the other inputs of buffers ing input of latch 129. The four data outputs of latch 129 
153A and 153B are respectively connected to lines 25 are each wired to an input of a respective gate 130A, 
llOAC and 220AC from a charge circuit 270 in the 130B, 130C or 130D. The outputs of gates 130A, 130B 
inverter 34. When the microprocessor 100 needs to and 130C are wired to respective bridge drivers 215A, 
know the state of one or more of these input signals, it 215B and 215C, which are described in greater detail 
outputs on the address bus 211 a predetermined address, hereinafter, and the output of gate 130D is connected to 
in response to which the decoder 103B lowers line 270 30 all three bridge drivers. 
and thereby enables buffers 173,153A and 153B, each of Bridge drivers 215A, 215B and 215C respectively 
which responds by sending the respective control signal control electronic switches ST1 and SB1, ST2 and SB2, 
present at its input across the data bus 210 to the micro- and ST3 and SB3 of the inverter 34. Each bridge driver 
processor 100. The significance of each of these control is designed to switch the associated pair of electronic 
signals will be described in greater detail hereinafter. 35 switches complementarily, such that only one switch of 
As shown in detail in FIG. 4, inverter control circuit each pair is conducting current at any given time. The 
38 (FIG. 2) includes a buffer random access memory junction between each of the respective pairs of 
(RAM) 114 and a master RAM 120 which, in the pre- switches in the inverter 34 is connected to a respective 
ferred embodiment, are each 2048 words long by 3-bits one of the phase winding inputs PH1, PH2 and PH3 of 
wide and consist of 2102 integrated circuits manufac- 40 the AC induction motor 28. 
tured by Intel Corp. As discussed below, only 1920 of A gate 133B has its output wired to a respective input 
the 2048 words in each RAM. are used. The address of each of the gates 130A-130D and will prevent data 
inputs of the buffer RAM 114 are controlled by a 2 to 1 from passing through these gates to the bridge drivers 
selector 110, which preferably consists of 74LS257A 215A-215C under certain conditions. First, if the 
integrated circuits manufactured by Texas Instruments, 45 watchdog timer 104 has not been triggered sufficiently 
Inc. The address bus 211 and the outputs of a 12-bit regularly by the microprocessor 100 using line 221, it 
address counter 127 are wired to the data inputs of the will create a master system reset which, through diode 
selector 110, and a control line 222 from the least signifi- D104, will apply a low to an input of gate 133B, causing 
cant bit of a counter 126 is wired to the select control the output of gate 133B to go low and disable each of 
input of the selector 110. When line 222 is low, the 50 the gates 130A-130D. 
selector 110 gates the address bus 211 to the address Second, a circuit designated by reference numeral 
inputs of the buffer RAM 114, and when line 222 is 216 is operative when the system is powered up. Capac- 
high, the selector 110 gates the outputs of the address itor C113, which is preferably approximately 1 micro- 
counter 127 to the address inputs of the buffer RAM farad, charges relatively slowly from a positive DC 
114. An address decoder 113A monitors address bus 211 55 supply terminal Vt of a conventional DC operating 
and write control line 212 and, when microprocessor voltage supply (not shown) at power-up. The charged 
100 places on address bus 211 an address which corre- capacitor C113, through resistor R154, applies a low to 
sponds to a location in buffer RAM 114 and uses write an input of gate 133B while it charges, so that gate 133B 
control line 212 to indicate it is writing data into the disables gates 130A-130D. By the time capacitor C113 
buffer RAM 114, address decoder 113A provides a 60 has become charged and permits the associated input of 
pulse to the write enable input of the buffer RAM 114 gate 133B to go high, power throughout the system will 
on line 271 to strobe the data on data bus 210 into the be stable. 
selected location of buffer RAM 114. Finally, a current sensor 273 is provided in the in- 
The address counter 127 is constantly clocked and verter 34 and is connected in series with the battery 250. 
thus incremented by the high frequency pulse train on 65 The outputs of the current sensor 273 are connected to 
line 223. A maximum count detector 113B, which is inputs of an operational amplifier 158, which is prefera- 
preferably a multi-input NAND gate, continuously bly a CA3160AE manufactured by RCA. The opera- 
monitors the outputs of the address counter 127 and, tional amplifier 158 amplifies the output of the current 
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sensor 273 and it is then applied to an input of an opera- 
tional amplifier 160A and, through a resistive voltage 
divider, to an input of operational amplifier 160B. The 
operational amplifiers 160A and 160B are preferably 
LM224 integrated circuits, manufactured by National 
Semiconductor Corporation. A fixed reference voltage 
is wired to the other input of operational amplifier 
160A, and a different futed reference voltage is wired to 
the other input of operational amplifier 160B. In effect, 
operational amplifiers 160A and 160B compare the cur- 
rent measured by sensor 273 to respective reference 
values in order to determine whether the current flow- 
ing into or out of the battery 250 is excessive. As de- 
scribed hereinabove, gates 162A-162D will select the 
output of operational amplifier 160A in “charge” mode 
and will select the output of operational amplifier 160B 
in “motor” mode, thereby applying the output of the 
selected operational amplifier via a line 274 to the reset 
input of flip-flop 145. Thus, if the selected one of the 
operation amplifiers 160A and 160B determines that the 
input signal thereto controlled by the sensor 273 has 
exceeded the predetermined reference value, indicating 
an excessive current flow, it will raise its output and 
thereby cause line 274 to go high, resetting flip-flop 145. 
Flip-flop 145 will thus apply a low to the associated 
input of gate 133B, which in turn will apply a low to a 
respective input to each of the gates 130A-130D to 
inhibit data from passing therethrough, thereby causing 
each of the electronic switches ST1-ST3 and SB1-SB3 
to create an effective open circuit. A master reset is 
required in order to set flip-flop 145 again. 
The microprocessor 100 can also disable the bridge 
drivers 215A-215C directly by using latch 154 to lower 
the inhibit control INHIB on line 269, which will then 
be latched into latch 129 and will disable gate 130D. 
This will cause the output of gate 130D to go high, 
directly disabling each of the bridge drivers 215A-215C 
in a manner described hereinafter. 
As the vehicle 10 is being driven, the control system 
for the AC motor 28 operates in substantially the fol- 
lowing manner. The master RAM 120 will have been 
loaded with 1920 3-bit words in a manner described 
hereinafter. 
The address counter 127 is incremented each time it 
receives a pulse on the line 223 and, when it has reached 
a count of 1920, the maximum count detector 113B will 
detect the fact that the address counter has reached the 
number 1920 and will immediately trigger the pulse 
stretcher 128, which in turn will immediately clear the 
address counter 127. The address counter 127 will then 
begin counting from zero again. In other words, the 
address counter 127 continuously counts from 0 to 1919 
in a cyclic manner because it is immediately reset to 
zero each time it increments past 1919 to 1920. Since the 
outputs of the address counter 127 are wired to the 
address inputs of the master RAM 120, the 1920 3-bit 
words in locations 0-1919 of the master RAM will be 
sequentially read out in a cyclic manner and presented 
to the inputs of the latch 129. More suecificallv, when 
14 
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the RAM 120, but, since line 223 is low, these signals 
will be ignored by the latch 129. These spurious signals 
occur, if at all, within a very short period of time fol- 
lowing the clocking of the address counter 127, and the 
5 correct data from the RAM 120 will be waiting and 
stable at the inputs of latch 129 when the line 223 again 
goes high and this data will be gated through latch 129 
and buffers 13OA-13OC to the bridge drivers 
215A-215C. The sequence of bits read from the master 
10 RAM 120 will in effect create switching control wave- 
forms at the inputs to bridge drivers 215A-215C, for 
example like the waveforms shown in FIG. 3, and the 
three pairs of electronic switches ST1-ST3 and 
SB1-SB3 in the inverter control circuit 38 will essen- 
15 tially amplify each of these waveforms and supply them 
to the respective phase windings of the AC motor 28. 
The frequency of the pulse train provided on line 271 
and thus on line 223 is selected by the microprocessor 
100 to be 1920 times the stator frequency and approxi- 
20 mately 1920 times the rotational speed of the rotor of 
the AC machine 28. Thus, the period of time required to 
read out the 1920 words in the master RAM 120 will be 
approximately equal to the time required for the rotor 
to make one full revolution. The difference between the 
25 rotor frequency and stator frequency is commonly 
called the slip frequency and is varied in a conventional 
manner on the basis of the output torque required of the 
AC motor 28. 
In the meantime, the microprocessor 100 will periodi- 
30 cally input and evaluate the speed of the rotor and each 
of the parameters measured by the sensors 201-208. 
Based on these factors, the microprocessor will, at some 
point, determine that the three phase waveforms sup- 
plied to the AC motor 28 should be modified in order to 
35 achieve optimum control. The microprocessor 100 will 
then formulate a new set of 1920 3-bit words and will 
deposit each of these words into a respective location in 
the buffer RAM 114. When this has been completed, the 
microprocessor 100 will cause decoder 103B to momen- 
40 tarily lower line 224, which is normally high. Lowering 
line 224 will cause the output of gate 132A to go high 
and, because the gate 132B has kept the counter 126 
cleared, both inputs to gate 132B will then be high and 
the output of gate 132B will go low. Thus, the flip-flop 
45 consisting of gates 132A and 132B will be set, thereby 
providing within the inverter control circuit 38 a stable 
indication that the buffer RAM 114 has been loaded 
with a new set of 1920 words. The flip-flop will remain 
in this state until these 1920 words have all been trans- 
50 ferred to the master RAM 120 in the manner described 
below. Line 225 is driven by the output of gate 132A 
and will thus remain low until this transfer of data from 
buffer RAM 114 to master RAM 120 has been com- 
pleted, and, by sensing the state of line 225 through 
55 input buffer 173, the microprocessor 100 can tell 
whether or not the transfer has been completed. The 
microprocessor 100 will not attempt to access the buffer 
RAM 114 unless it has sensed line 225 and determined it 
is high. The inverter control circuit 38 is thus free to 
the line 223 is high, the location in the master RAM 120 60 takecontrol of the buffer RAM 114 and effect the trans- 
selected by the address in the counter 127 will be output fer of the data therein to the master RAM 120. 
to latch 129 and will be continuously gated through the While the microprocessor 100 was loading the buffer 
latch 129. When the line 223 goes low, the data passing RAM 114, the 1920 words in the master RAM 120, as 
through the latch 129 will be latched therein and the described above, were being cyclically read therefrom 
address counter 127 will be clocked, thereby increment- 65 in a sequential manner and transferred through latch 
ing the address therein. As the newly selected location 129 and buffers 13OA-130C to the bridge drivers 
in the RAM 120 is accessed, unpredictable transient 215A-215C. The point in time at which the micro- 
signals may be presented to the inputs of latch 129 by processor 100 finishes loading the buffer RAM 114 and 
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uses line 224 to toggle the flip-flop consisting of gates transfer of data from the buffer RAM 114 to the master 
132A and 132B could occur at any point during the RAM 120 has been completed. The microprocessor 100 
cycle of the address counter 127. In order to avoid the is thereafter free to again load the buffer RAM 114 with 
undesirable effects which might occur if the RAM to another set of new data words. 
RAM transfer began as soon as the load of the buffer 5 An exemplary circuit for bridge driver 215A of FIG. 
RAM 114 was completed, the start of the transfer is 4 is illustrated in FIG. 6. The output of gate 130A (FIG. 
synchronized to the cycle of the address counter 127 in 4) is connected to opto-isolator 403B, which is prefera- 
the following manner. bly a 6N136 manufactured by Hewlett-Packard, and 
The clear input of counter 126 is controlled by the signals passing through opto-isolator 403B basically 
output of gate 132B and will be lowered when the flip- 10 follow one of two paths through the circuit of FIG. 6. 
flop consisting of gates 132A and 132B is set, thereby First, the output of opto-isolator 403B passes through 
enabling counter 126 to increment the next time it re- circuit block 242 and gate 409A to a base drive circuit 
ceives a pulse at its clock input. However, nothing will 240 which drives switch SB1 (FIG. 4). Second, the 
happen until the high to low transition of line 223 which output of opto-isolator 403B passes through gate 409C, 
increments the address counter 127 to its maximum 15 transistor 4407, opto-isolator 403T, circuit block 245, 
count of 1919. The maximum count detector 113B will and gate 402H to base drive circuit 241, which controls 
then trigger the pulse stretcher 128, which in turn will switch ST1 (FIG. 4). Opto-isolator 403T is preferably 
clear the address counter 127 and clock the counter 126. identical to opto-isolator 403B. Transistor 4407 and 
This will cause the counter 126 to increment from bi- opto-isolator 403T invert signals passing therethrough, 
nary zero to binary 1, thereby raising line 222, which is 20 as a result of which the switches ST1 and SB1 are 
controlled by the counter’s least significant bit. When switched in a complementary manner under control of 
line 222 goes high, it causes the 2 to 1 selector 110 to the output of gate 130A. More specifically, when base 
gate the outputs of the address counter 127 to the ad- drive circuit 240 has closed switch SB1, base drive 
dress inputs of buffer RAM 114 and it enables gate circuit 241 will have opened switch ST1, and when base 
133A, the output of which is connected to the write 25 drive circuit 240 has opened switch SB1, base drive 
enable input of master RAM 120. The address counter circuit 241 will have closed switch ST1. 
127, which has been reset to zero, will thus be address- Control blocks 242 and 245 are substantially identical. 
ing location zero in both the buffer RAM 114 and the Circuit block 242 includes a comparator 401B which is 
master RAM 120. The new contents of location zero in preferably an LM139 integrated circuit manufactured 
buffer RAM 114 will be read out and presented to the 30 by National Semiconductor Corp. A network consist- 
data inputs of master RAM 120. The master RAM 120 ing of resistor R427B, capacitor C403B, and diode 
will simultaneously access the existing data in its loca- D405B is connected to one input of comparator. 401B 
tion zero and present it to the inputs of the latch 129, but and the other input is provided with a fixed reference 
the latch 129 will ignore this data because its control voltage. When the signal entering block 242 from opto- 
line, line 223, is still low. When line 223 goes high, both 35 isolator 403B goes high, capacitor C403B will charge 
inputs to gate 133A will be high and cause the output of quickly through diode D405B, so that the signal will 
gate 133A to go low, providing a write enable to master rapidly be presented to and appear at the output of 
RAM 120 which causes the master RAM 120 to store comparator 401B. When the signal from optoisolator 
the data word presented at its data inputs into location 403B goes low, capacitor C403B must charge through 
zero and to output this data to the latch 129. Since line 40 resistor R427B, so that a delay of about 10 psec will 
223 is now high, this data will pass through latch 129 occur as the input to capacitor 401B goes high. Thus. 
and gates 13OA-130C to bridge drivers 215A-215C. circuit blocks 242 and 245 each delay the falling edge of 
When line 223 goes low, the new data for location zero a signal passing therethrough approximately ten psec, 
will be latched into latch 129, the output of gate 133A but have no such effect on a leading edge of the signal. 
will go high to terminate the write into location zero of 45 When a signal passing through block 242 or 245 goes 
the master RAM 120, and address counter 127 will be low, it is an indication to the associated base drive cir- 
incremented. The cycle just described will then be re- cuit 240 or 241 that it is to close the associated switch 
peated for location 1 and each of the remaining 1918 SB1 or ST1. The reason for delaying the falling edge of 
locations in the RAMS 114 and 120. the signal is thus to delay slightly the point in time at 
When the last location in master RAM 120 has been 50 which the associated switch is closed, ensuring that the 
updated, address counter 127 will be incremented to other switch of the pair has opened and thereby avoid- 
1920. This will be detected by the maximum count ing a short circuit across the battery 250 through the 
detector 113B and it will trigger the pulse stretcher 128, switches. 
which in turn will reset address counter 127 and clock As described in greater detail hereinafter, each of the 
counter 126 again. This will cause line 222 to go low 55 switches SB1-SB3 and ST1-ST3 preferably includes at 
and line 226 to go high. Line 226 drives inverter 132C least one transistor, and each such transistor operates in 
which will lower line 221, causing the output of gate its region of saturation when the switch is “closed”. 
132B to go high and, since line 224 is normally low, Circuit blocks 244 and 247 monitor the collector volt- 
causing the output of gate 132A to go low, thereby ages of the transistors of switches ST1 and SB1 to en- 
effecting a reset of the flip-flop consisting of gates 132A 60 sure that they are operating in their region of saturation 
and 132B. Since the output of gate 132B will now be when turned on. Circuit block 244 includes a cornpara- 
high, it will maintain counter 126 in a reset condition, tor 401A which is preferably an LM139 integrated cir- 
which in turn will keep line 222 low and cause the 2 to cuit manufactured by National Semiconductor Corp. 
1 selector 110 to again gate address bus 211 to the ad- The “+” input of comparator 401A is provided with a 
dress inputs of the buffer RAM 114. Since line 225 is 65 fixed reference voltage by a resistor network, and the 
connected to the output of gate 132A, it will now be other input is connected by resistor R414T to switch 
low also, and the microprocessor 100, by periodically SB1. Circuit block 244 will produce a signal to circuit 
sensing the state of line 225, will soon ascertain that the block 243 if the transistors of switch SB1 suddenly 
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begin to operate outside their range of saturation. More The circuits of bridge drivers 215B and 215C (FIG. 4) 
specifically, circuit block 244 indicates this condition are substantially identical to that of 215A, except that an 
has occurred by dropping its output, which will reverse additional connection 229, shown in broken lines in 
the state of the flip-flop consisting of gates 402B and FIG. 6, is provided. Thus, in bridge driver circuits 215B 
402C in circuit block 243, and thereby pull an input to 5 and 215C, when the output of opto-isolator 411 goes 
gate 409A low, causing the base drive circuit 240 to low, gate 409B will be disabled and, through gates 408B 
open switch SB1 entirely. Circuit block 243 also in- and 402G, will disable gates 409A and 409C to keep 
cludes a gate 402A, the output of which is connected to switches SB2 or SB3 and ST2 or ST3, respectively, 
an input of gate 402C by capacitor C402B and resistor open at all times during “charge” mode. 
R422B. Each falling edge of the signal at the output of 10 An exemplary circuit which could be used to imple- 
gate 402A produces a momentary low pulse at the input ment the base drive circuit 240 of FIG. 6 is illustrated in 
of gate 402C until capacitor W 2 B  can charge up FIG. 7. The input to base drive circuit 240 (from gate 
through resistor 422B. This momentary low forces the 409A of FIG. 6) is connected through a resistor R421 to 
output of gate 402C high and thus overrides the desatu- a transistor 4406 which, through a resistor R420, drives 
ration protection from circuit block 244 for approxi- 15 a light-emitting diode D406 to provide a visual indica- 
mately 5 psec each time switch SB1 is closed, in order tion of the state of the output of gate #A for diagnos- 
to give the transistors of switch SB1 time to enter their tic purposes. 
regions of saturation. The output of gate 409A is also connected through a 
Circuit blocks 246 and 247 are substantially identical resistor R485 to one input of a comparator 401E which 
to, and perform the same functions as, circuit blocks 243 20 is preferably an LM139 integrated circuit manufactured 
and 244, and are therefore not described in detail. by National Semiconductor Corporation. A resistive 
Circuit block 249 receives a signal from a conven- voltage divider applies a fixed reference voltage to the 
tional current sensor 275 provided on the phase input other input of comparator 401E. The output of compar- 
PH1 (FIG. 4) of AC motor 28 and determines whether ator 401E is connected to the base of a transistor 4405 
the current flowing in the lead exceeds a predetermined 25 through a resistor R410. Comparator 401E acts as a 
maximum threshold. More specifically, comparators current amplifier for the output of gate 409A, providing 
410A and 410B, which are preferably LM2903 inte- sufficient current to drive the base input of transistor 
grated circuits manufactured by National Semiconduc- 4405. Transistor 4405 drives transistor 4404, which in 
tor Corp., each compare the signal to a respective refer- turn controls transistor 4402 through a capacitor C401, 
ence voltage established by respective voltage divider 30 a resistor R404 and a diode D401. Transistor 4403 is a 
networks, one performing the comparison for the posi- slave to transistor 4404 and controls transistor 4401. 
tive portion of the motor phase waveform and the other When transistor 4404 is turned on, it will turn on tran- 
performing the comparison for the negative portion of sistor 4402, thereby lowering the voltage at the base of 
the waveform. If either threshold is exceeded, the cor- the transistor of switch SB1 and effectively shutting off 
responding comparator 410A or 410B provides a low 35 switch SB1. When transistor 4404 is turned off, transis- 
signal to an input of gate #B, which in turn applies a tor 4403 will automatically turn on and will turn on 
low to the input of gate 408B, thereby toggling the transistor 4401, thereby raising the voltage at the base 
flip-flop consisting of gates 408A and 408B in circuit of the transistor of switch SB1 and turning switch SBl 
block 248 so that a logic high is applied to both inputs of on. Diodes D402, D403 and D404 regulate the amount 
gate 402G. The output of gate 402G is then low and 40 of base current provided to the transistor of switch SB1 
disables gates #A and 409C to shut off the transistors to the minimal current required to keep it operating 
of switches SB1 and ST1 for the duration of the pulse. within its range of saturation. More specifically, if the 
The next succeeding pulse received through the opto- voltage at the collector of the transistor of switch SB1 
isolator 403B will, through gates 406A and 406B, reset drops too low, diodes D402-D404 will begin to con- 
the flip-flop consisting of gates 408A and 408B to its 45 duct, thereby altering the current flow to the base of 
original, normal state. transistor 4403, which in turn will reduce the current 
A bridge enable signal from gate 130D (FIG. 4) supply to the base of the transistor and switch SB1. 
passes through opto-isolator 405, which is preferably Base drive circuit 240 also includes a comparator 
identical to opto-isolator 403B, and a gate 406C and is 401F which is preferably an LM139 integrated circuit 
presented to an input of gate 409B. When the output of 50 manufactured by National Semiconductor Corp. The 
opto-isolator 405 is high, gate 406C will present a low to output of comparator 401F is connected to the output of 
an input of gate 409B and gate 409B will keep an input comparator 401E, and each input of comparator 401F is 
of gate 408B low, so that gate 402G will apply a low to connected to a respective RC network. Capacitor C404 
the inputs of gates 409A and 409C to keep the transis- is preferably substantially larger than capacitor C403 
tors of switches SB1 and ST1 shut off. 55 and resistor R429 is preferably substantially larger than 
The charge output from latch 154 (FIG. 4), line 268, resistor R431. Accordingly, capacitor C404 will charge 
is connected to the input of opto-isolator 411, which is much more slowly at power-up. The output of compar- 
preferably an H11Al integrated circuit manufactured ator 401F remains low until capacitor C404 is charged, 
by General Electric. The output of opto-isolator 411 is and thereby overrides the output of comparator 401E 
connected to an input of gate 409C. When line 268 is 60 and keeps the transistor of switch SB1 turned off until 
raised by the microprocessor 100 to indicate that the power is stable throughout the system. Diode D407 
system is entering “charge” mode, the output of op- effects a rapid discharge of capacitor C404 when the 
toisolator 411 will go low and disable gate 409C, such system is powered down so that capacitor C404 will be 
that switch ST1 can never close during charge mode. fully discharged when power is again applied to the 
Switch SB1, however, remains responsive to signals 65 system. 
received from gate 130A through opto-isolator 403B The base drive circuit 241 of FIG. 6 is preferably 
and is used to facilitate the charging of battery 250 in a identical to the base drive circuit 240 illustrated in FIG. 
7. manner described in greater detail hereinafter. 
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FIG. 8 illustrates in detail the circuitry of the inverter across the terminals of battery 250, but facilitate the 
34 (FIGS. 2 and 4). Switch ST1 includes two transistors reverse current flow into the battery which occurs 
QTlA and QTlB which are connected in parallel and when transformer winding TW2 accepts energy from 
are preferably ET-127 transistors available from Fuji transformer winding TWl. In the preferred embodi- 
Electric Ltd. Switch ST1 also includes a transistor 5 ment, two diodes are used in series in order to allow for 
snubber network which consists of a diode D504, a high voltage peaks which occur on winding TW2 when 
capacitor (2506, and resistors R504 and R507. The snub- switches ST1-ST3 and SB1-SB3 are turned on, due to 
ber network is connected across the emitter and collec- the high ratio of turns between TW1 and TW2. Resis- 
tor of transistors QTlA and QTlB and, through a nor- tors R504 and R505 and capacitors C504 and C505 form 
mally closed relay contact RLY501A, to power bus 10 a conventional diode snubber network for the diodes 
281. Switches ST2 and ST3 are substantially identical to D501 and D502. Resistors R502 and R503 ensure that 
switch ST1, the snubber networks thereof also being diodes D501 and D502 will have equal voltage drops 
connected to relay contact RLYSOlA. Switches thereacross at all times. Diode D503, resistor R501 and 
SB1-SB3 differ slightly from switches ST1-ST3, in that capacitor C503 are provided to prevent voltage tran- 
the snubber networks thereof are connected only to the 15 sients by recovering leakage energy from the trans- 
emitter and collector of the associated transistors. The former winding TW1 which is emitted when switches 
snubber network of switch SBl includes a diode D507 ST1-ST3 or SBl-SB3 turn off, due lo practical limita- 
and capacitor C509 connected in parallel, and two resis- tions in the coupling between windings TW1 and TW2. 
tors R510 and R511 connected in parallel with diode In “charge” mode, diode D503, resistor R501 and ca- 
D507. The snubber networks of switches SB2 and SB3 20 pacitor C503 provide transient voltage protection for 
are similar to that of SB1, except that a respective nor- switch SB1 through the internal diodes in transistors 
mally closed relay contact RLY501B and RLY5OlC is QTlA and QTlB of switch ST1. 
connected in series with one of the resistors. When the driver parks the vehicle and turns off the 
The inverter 34 includes a transformer having three ignition key, relay contact RLYJOOA will open, thereby 
windings TW1, TW2 and TW3. In the preferred em- 25 disconnecting power bus 281 from the positive end of 
bodiment, and as shown in FIG. 8A, the transformer is battery 250, and also closing relay contact RLYSOOB in 
made from an AH-393 core manufactured by Arnold the charge circuitry 270. When the vehicle driver there- 
Engineering, which consists of two C-cores 291 and 292 after connects the terminals 283 of the charge circuitry 
arranged with the tips of their legs adjacent each other 270 to a 110 or 220 volt AC source, such as a standard 
but separated by a gap of about 0.02 inches, thereby 30 home power outlet, the system will enter “charge” 
forming a substantially 0-shaped core assembly. The mode. The relay winding RLY5OlW will be energized 
windings are then made around a respective pair of the and will cause contacts RLYJOlA, RLY5OlB and 
adjacent legs of the C-core. Winding TW2 is a two- RLY5OlC to open, thereby disconnecting the snubber 
layer winding made from 7 x  19x26 gauge Litz wire, networks for switches ST1-ST3 from the power bus 
the first layer TW2A being eleven turns wound around 35 281 and disabling the snubber networks of switches SB2 
the legs of the dual C-core. Winding TW3 is made from and SB3 in order to prevent currents from circulating 
the same type of wire, and consists of nine turns which through the windings of AC motor 28 (FIG. 4) as 
are wound directly on the first layer of winding TW2. switch SB1 is used to charge battery 250. Providing a 
The second layer TW2B of winding TW2 consists of small relay in this manner to disable the snubber net- 
ten turns wound onto winding TW3. Winding TW1 is 40 works avoids the need to provide large contactors to 
made from magnet wire having 20 #I4 strands and disconnect the inverter from the motor phase inputs. 
consists of three turns wound onto the outer layer of Relay winding RLY501W will also cause relay contact 
winding TW2. RLY501D to close to connect a diode network D500 to 
The positive end of battery 250 is connected to power transformer winding TW3. 
bus 281 through a normally open relay contact 45 Circuit block 279, which contains conventional cir- 
RLYSOOA and transformer winding TW1. A capacitor cuitry, monitors the amplitude of the AC waveform at 
C501 is provided to minimize voltage transients on terminals 283 and provides a signal llOAC or 220AC to 
power buses 281 and 282. Relay contact RLY500A is the microprocessor 100 through input buffers 153A and 
controlled by the ignition switch (not illustrated) of the 153B (FIG. 4) to indicate that a source of Ad: power has 
vehicle and is closed when the ignition switch is turned 50 been connected to terminals 283 and to indicate the 
on, in other words when the system is in “motor” mode. voltage of the power source. The microprocessor 100 
Transformer winding TW1 acts as a choke to limit the will respond by entering “charge” mode, shutting off 
current flow through power bus 281 as switches switches SB2, SB3 and ST1-ST3, and turning switch 
ST1-ST3 or SB1-SB3 turn on. The current which does SB1 on and off at a frequency substantially greater than 
flow through winding TW1 will cause a certain amount 55 120 Hz. The circuit 279 also produces a pulse on a 
of energy to be stored in that winding as an electromag- SYNC line at each zero-crossing of the AC wave, 
netic field. It is important to provide an alternate path to namely at the 0” and 180” points of the sinusoidal wave- 
effect a discharge of this energy when switches form. The 110 or 220 volt AC waveform will typically 
ST1-ST3 or SB1-SB3 are turned off and interrupt the have a frequency of 60 hertz, and the waveform pro- 
current flow, in order to prevent the occurrence of 60 duced on the SYNC line will therefore have a fre- 
excessive voltage transients on power bus 281 which quency of 120 hertz. The SYNC line is connected to a 
could damage various system components. Transformer trigger input of the pulse stretcher 128 (FIG. 4) for 
winding TW2 provides this alternate current path by reasons discussed in detail hereinafter. 
serving as an energy recovery winding during “motor” The charge circuit 270 includes the diode network 
mode, and accepting the energy from transformer wind- 65 D500 which fully rectifies the incoming AC waveform. 
ing TW1 and returning it to battery 250. Diodes D501 As mentioned above, the microprocessor 100 will have 
and D502 are provided in series with transformer wind- instructed inverter control unit 38 (FIG. 2) to turn 
ing TW2 to prevent it from appearing as a short circuit switch SB1 on and off at a rate substantially greater 
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than 120 hertz. When switch SB1 is on, current will 120 with 1920 control words. As indicated in FIG. 9, 
flow through transformer winding TW3 and transistors locations 0-639 correspond to the first 2.08 msec of the 
QBlA and QBlB, and energy will build up in trans- half wave and are loaded with a bit sequence which will 
former winding TW3 in the form of an electromagnetic effect pulses of substantially equal width. Locations 
field. When switch SB1 is turned off, transistors QBlA 5 640-1919 correspond to the next 4.17 msec of the half 
and QBlB will interrupt the circuit which includes wave and are loaded with a bit sequence which will 
winding TW3, such that the energy stored in trans- cause the pulse widths to vary as a function of sin a in 
former winding TW3 cannot escape from transformer the manner described hereinabove. 
winding TW3 in the form of current. Instead, trans- Referring to FIGS. 4 and 9, a pulse on the SYNC line 
former winding TW2 again serves as an energy recov- 10 occurs at a zero-crossing of the AC waveform and 
ery winding, accepting the energy from transformer triggers pulse stretcher 128, causing pulse stretcher 128 
winding TW3 and converting it into a reverse current to clear address counter 127. Address counter 127 will 
into the battery 250, thereby recharging the battery 250. thus be initially addressing location 0 of the master 
Due to the fact that the voltage of the rectified signal RAM 120 and will thereafter be incremented at a rate of 
from diode network D500 varies with time, if the time 15 307.2 Khz, so that the locations of master RAM 120 are 
interval within which switch SB1 is turned on is con- successively read out at this rate. Address counter 127 
stant, the amount of energy stored in transformer wind- will therefore reach its maximum count of 1920 approxi- 
ing TW3 will vary with time and, at the peak of the mately 6.25 msec after the SYNC pulse occurred, at 
rectified 220 volt AC waveform, might be sufficiently which time the maximum count director 113B will trig- 
excessive to damage the transformer or other circuit 20 ger the pulse stretcher 128 and effect another clear of 
components. Accordingly, it is desirable that the the address counter 127. The address counter 127 will 
amount of energy stored in winding TW3 be controlla- therefore be addressing location zero again and will be 
ble. This is effected by varying the amount of time incremented at the rate of 307.2 Khz. Therefore, during 
switch SB1 is turned on in a manner synchronized to the the remaining 2.08 msec of the rectified half wave, 
fully rectified AC waveform produced by diode net- 25 locations 0-639 of the master RAM 120 will again be 
work D500. read out, thereby producing a bit sequence defining 
More specifically, as shown in FIG. 9, the micro- pulses of constant width to control the switch SB1. 
processor 100 sets up the switching control waveform Another pulse will occur on the SYNC line at the end 
for switch SB1 so that switch SB1 is turned on for of the half wave, triggering the pulse stretcher 128 
shorter periods of time during peaks of the rectified AC 30 again and clearing address counter 127 again, whereby 
waveform and at other times is on for substantially the entire cycle just described will repeat. 
constant longer periods of time. In other words, as It will be recognized that the battery charging ar- 
shown in FIG. 9, the width of the switching command rangement just described is not limited to use with an 
pulses is substantially a constant W, except during the AC induction motor, but could be used in other applica- 
peak of the rectified AC waveform, when the width of 35 tions, for example in a circuit controlling a DC motor. 
the pulses is narrowed by a factor of l/Ksina, where a FIG. 10 illustrates a preferred flow for the program 
relates to the rectified AC waveform, as shown in FIG. for the microprocessor 100. Following a power-up and- 
9. While these pulses are being varied as a function of /or reset at block 301, the program enters a software 
l/Ksina, the energy stored in transformer winding block 302 which performs certain initialization tasks. 
TW3 (FIG. 8) during each pulse will be substantially 40 Relevant diagnostic and alarm routines are then per- 
constant. The normal pulse width W may be selected by formed at block 303, and at block 304 the software 
the microprocessor 100 on the basis of parameters such places on address bus 211 (FIG. 4) an address which 
as the voltage of the AC source, the battery voltage and will cause decoder 103B to lower line 221 and retrigger 
temperature, and so forth. Thus, microprocessor 100 the watchdog 104. The microprocessor 100 will then 
might gradually reduce the normal pulse width W as 45 progress to block 304 and read in the signals llOAC and 
the battery becomes more fully charged and less energy 220AC through buffers 153A and 153B (FIG. 4), in 
needs to be supplied to it. order to determine whether an AC source has been 
As explained hereinabove with respect to FIG. 4, connected to the vehicle to effect recharging of the 
when the microprocessor 100 uses latch 154 to raise line battery 250 and, if so, what the voltage of the source is. 
268 and thereby indicate that “charge” mode is being 50 If an AC source has been connected, the microproces- 
entered, the 307.2 Khz output of flip-flop 106B will be sor progresses to block 306 where it enters the “charge” 
selected by gates 150A-150D to serve as the clock for mode and uses latch 154 to raise line 268 if it is not 
the circuitry controlling master RAM 120. When the already high in order to indicate to the rest of the sys- 
address counter 127 is incremented at this rate, the tem that “charge” mode has been entered. The micro- 
maximum count detector 113B will detect the maximum 55 processor 100 will then read appropriate inputs through 
count of 1920 after approximately 6.25 msec. As shown the analog to digital converter and multiplexer 152 and 
in FIG. 9, however, each half wave of the rectified AC will calculate an appropriate notch waveform of the 
wave form is approximately 8.33 msec long. Accord- type discussed above in connection with FIG. 9. The 
ingly, as shown in FIG. 9, if the sequential accessing of microprocessor 100 will then progress to block 309 and 
the locations in the master RAM 120 begins at the start 60 check the state of the output of gate 132A (FIG. 4) 
of a half wave of the rectified AC waveform, all of the through buffer 173 in order to determine whether the 
words from the master RAM 120 will have been read buffer RAM 114 is available. The buffer RAM 114 will 
out at a point in time approximately 2.08 msec before be available unless it was recently loaded with a new set 
the end of the half wave. The control of switch SB1 of data words and the transfer of these data words to the 
during this remaining 2.08 rnsec of the rectified half 65 master RAM 120 is still in progress. If the buffer RAM 
wave is therefore effected in the following manner. 114 is not available, program control will be returned to 
The microprocessor 100, using buffer RAM 114 in block 303. If the buffer RAM 114 is available, the mi- 
the manner described hereinabove, loads master RAM croprocessor 100 will translate the notch waveform into 
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a sequence of 1920 bits to control switch SB1, will load 
these bits into the respective 1920 locations in the buffer 
RAM 114, will use decoder 103B to set the flip-flop 
consisting of gates 132A and 132B in order to initiate 
the transfer of the data from the buffer RAM 114 to 5 
master RAM 120, and will transfer program control to 
block 303. 
If the microprocessor 100 determined at block 305 
that a source of AC power was not connected to the 
vehicle, it would have progressed to block 311 and 10 
entered “motor” mode, using latch 154 to lower line 268 
if it is not already low in order to indicate to the remain- 
der of the system that “motor” mode has been entered. 
The microprocessor 100 then reads inputs from the 
analog to digital converter and multiplexer 152 and 15 
calculates the torque demand. The exact manner in 
which torque demand is calculated may vary in differ- 
ent systems, based on factors such as characteristics of 
the particular model of AC motor used and the environ- 
ment in which it is used. In the preferred embodiment, 2o 
torque demand is determined primarily as a function of 
the position of the vehicle’s accelerator pedal and/or 
brake pedal and, at block 314, certain minor adjustments 
may be made to the torque demand on the basis of other 
factors. For example, the program may limit torque 25 
demand to a predetermined maximum value, so that if 
the driver suddenly pushes the accelerator pedal all the 
way down, the system will respond rapidly but 
smoothly by applying the large demand for increased 
torque incrementally over a period of time. Other pa- 
rameters, such as the temperature of the battery 250 and 30 
motor 28 may also be used to adjust the torque demand 
slightly. 
Once the adjusted torque demand has been deter- 
mined, the microprocessor 100 will refer to the most 
recent determination of rotor speed obtained using 35 
speed measuring circuit 136 and will use the equations 
and theory discussed hereinabove to calculate the requi- 
site stator frequency and the three phases of notch 
waveforms for the motor 28. At block 318, the micro- 
processor 100 then checks to see whether the buffer @ 
RAM 114 is available. If the buffer RAM 114 is not 
available, program control will be returned to block 
303. If the buffer RAM is available, the microprocessor 
100 digitizes the waveforms and loads them into the 
buffer RAM 114, uses decoder 103B (FIG. 4) to reverse 45 
the state of the flip-flop consisting of gates 132A and 
132B in order to initiate a transfer of the data from the 
buffer RAM 114 to the master RAM 120, and uses the 
new stator frequency to adjust control of the program- 
mable timer lOOD in order to change the frequency of 50 
the waveform produced on line 214. Program control is 
then returned to block 303. 
Although a particular preferred embodiment of the 
invention has been disclosed in detail for illustrative 
purposes, it will be recognized that variations or 
modificiations of the disclosed apparatus, including the 
rearrangement of parts, lie within the scope of the pres- 
ent invention. 
The embodiments of the invention is which an exclu- 
sive property or privilege is claimed are defined as 
follows: 
1. A method of generating m pulse width modulated 
waveforms, each having an average voltage which 
varies sinusoidally at a first frequency and being applied 
to a respective phase input of an m-phase AC induction 
machine, comprising the steps of: 
generating a carrier waveform which is square wave 
pulse train at a second frequency which is 3N times 
,194 
24 
said first frequency, N being an integer and the 
pulses of said carrier waveform being of equal 
width; 
selecting a reference point on said carrier waveform 
and evaluating the function sin 8 at the center of 
each pulse of said carrier waveform, where 8 is the 
angular displacement of said pulse center from said 
reference point at said first frequency; 
modulating the width of each said pulse by moving 
the leading and trailing edges thereof through 
equal angular displacements in opposite directions, 
each edge of each said pulse being moved an angu- 
lar distance proportional to Ksin 8, where sin 8 is 
the value determined for such pulse according to 
the preceding step and K is a predetermined value, 
the leading and trailing edges of each pulse being 
moved away from each other when sin 8 is positive 
and toward each other when sin 8 is negative; 
applying to one said input of said AC induction ma- 
chine said modulated carrier waveform and apply- 
ing to the remaining said inputs of said AC induc- 
tion machine respective waveforms which are 
identical to said modulated carrier waveform but 
are shifted in phase with respect thereto by respec- 
tive angular displacements at said first frequency . 
which are successive integer multiples of 360”/m. 
2. The method of claim I, wherein said AC induction 
machine has three phases. 
3. The method of claim 1, wherein said reference 
point is located at the leading edge of a said pulse of said 
carrier waveform. 
4. An apparatus for controlling an m-phase AC induc- 
tion machine, comprising: 
a source of DC power; 
an inverter cooperable with said DC power source 
and said AC machine, said inverter having m 
switching means for alternatingly connecting re- 
spective phase inputs of said AC machine to re- 
spective terminals of said DC power source; and 
control means cooperable with said inverter for gen- 
erating a control signal for each said switching 
means from a carrier waveform which is a pulse 
train at a first frequency which is 3N times a second 
frequency, N being an integer and the pulses of said 
carrier waveform being of equal width, said con- 
trol means including means for modulating the 
width of each said pulse by moving the leading and 
trailing edges thereof through equal angular dis- 
placements in opposite directions, each edge of 
each pulse of said carrier waveform being moved 
an angular distance proportional to &in 8, where t? 
is the angular displacement at said second fre- 
quency of the center of such pulse from a reference 
point on said carrier waveform and K is a predeter- 
mined value, the leading and trailing edges of each 
said pulse being moved away from each other 
when sin 8 is positive and toward each other when 
sin 8 is negative, and including means for supplying 
to one said modulated carrier waveform and for 
supplying to the remaining said switching means 
respective said control signals which are identical 
to said modulated carrier waveform but are shifted 
in phase with respect thereto by respective angular 
displacements which are successive integer multi- 
ples of 360”/m at said second frequency. 
5. The method of claim I, wherein N is equal to 4, 
said second frequency being twelve times said first fre- 
quency. 
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